



Features

General

- High-performance, Low-power 8-/16-bit Enhanced RISC Architecture Microcontroller
 - 135 Powerful Instructions (Most Executed in a Single Clock Cycle)
- Low Power Idle and Power-Down Modes
- Internal Variable Frequency Oscillator up to 35 MHz
- Bond Pad Locations Conforming to ISO 7816-2
- ESD Protection to ± 4000V
- Operating Ranges: 2.7 to 5.5V
- Available in Wafers, Modules, and standard ROHS Packages:
 - 20-QFN (RoHS compliant) 4mm x 4mm
 - 8-SOIC (RoHS compliant) 5mm x 5mm

Memory

- 36K Bytes of FLASH Program Memory
- 36K Bytes of EEPROM, Including 128 Bytes of OTP and 384 Bytes of Bit-addressable
 - 1 to 128-byte Program / Erase
 - 2 ms Program / 2 ms Erase
 - Typically 500,000 Write/Erase Cycles at a Temperature of 25°C
 - 10 Years Data Retention
 - EEPROM Erase Only Mode
 - Write EEPROM with or without AutoErase
- 8K bytes RAM Memory (6K bytes of RISC CPU Core RAM, 2K bytes of Ad-X[™] RAM, shared with the RISC CPU Core)

Communication

- Master / Slave SPI Interface up to 4Mbits/s
- I²C (Two Wire Interface) up to 400 Kbits/s
- Multiple Masters supported
- USB 2.0 Full Speed Interface
- 8 Programmable Endpoints with IN or OUT Directions for Bulk, Interrupt or Isochronous Transfers (4 endpoints with double buffering of 64x2 bytes)
- DMA Controller for fast transfers between internal DPRAM to RAM
- External 48 MHz clock source for Full-speed Bus Operation (see Figure 3) or In-Package 48MHz clock source for Full-speed Bus Operation (System In Package, see Figure 5)

Peripherals

- Hardware Communication Interface Detection
- Ten I/O Ports
- I/O 0 and I/O 1 reserved for ISO 7816, SPI and I²C communication
- 8 General Purpose I/Os
- Programmable Internal Oscillator (Up to 35 MHz for CPU and Crypto Accelerator)
- Low Power Real Time Clock (RTC)
- Two 16-bit Timers
- Random Number Generator (RNG)
- 2-level Interrupt Controller
- Hardware DES/TDES Engine DPA/DEMA Resistant
- Hardware AES 128/192/256 Engine DPA/DEMA Resistant
- Checksum Accelerator
- CRC 16 & 32 Engine (Compliant with ISO / IEC 3309)
- 32-bit Cryptographic Accelerator (Ad-X[™] for Public Key Operations)
 - RSA, DSA, ECC, Diffie-Hellman, Key Generation (thanks to Crypto Toolbox Library)



Security

- Dedicated Hardware for Protection Against SPA/DPA/SEMA/DEMA Attacks
- Advanced Protection Against Physical Attack, including Active Shield, Enhanced Protection Object, CStack Checker, Slope Detector, Parity Errors
- Environmental Protection Systems
- Voltage Monitor
- Frequency Monitor
- Temperature Monitor
- Light Protection
- Secure Memory Management/Access Protection (Supervisor Mode)

Development Tools

- Voyager Emulation Platform (ATV4+) to Support Software Development
- IAR Embedded Workbench[®] V5.40 Debugger or Above
- Software Libraries and Application Notes

Certifications / Standards

• CC EAL4+ (Ready)

USB 2.0

Description

The AT90SO36 is a low-power, high-performance, 8-/16-bit microcontroller with FLASH program memory, EEPROM memory, based on RISC architecture microcontroller.

By executing powerful instructions in a single clock cycle, the AT90SO36 achieves throughputs close to 1 MIPS per MHz. Its Harvard architecture includes 32 general-purpose working registers directly connected to the ALU, allowing two independent registers to be accessed in one single instruction executed in one clock cycle.

In addition to the 36K bytes of FLASH, the AT90SO36 includes 36K bytes of high density EEPROM. The ability to map the EEPROM in the code space allows parts of the program memory to be reprogrammed in-system. This technology combined with the versatile 8/16-bit CPU on a monolithic chip provides a highly flexible and cost-effective solution to many applications.

The USB V2.0 Full Speed controller provides a dynamic pull-up attachment and detachment and a host detection mechanism. One package mode requires a 48 MHz external crystal for the data transfer.

The USB interface provides eight configurable data transfer endpoints, each with its own DPRAM in the memory area. The data transfer type for each endpoint is configured by software. A DMA controller allows a fast communication rate between the RAM of the CPU and the DPRAM.

The SPI, when configured as a master, provides a clock up to 4MHz thanks to the dedicated internal VFO clock system. A specific DMA contoller allows fast tranfers between DPRAM banks to CPU RAM. The internal DPRAM memory provides 4 DPRAM buffers of 16 bytes each. The SPI controller features three sources of interrupt (Byte Transmitted, Time-out and Reception Overflow) and a programmable clock and inter-bytes (guardtime) delays.

The I²C interface interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 Kbits per second, based on a byte-oriented transfer format. It is programmable as a master or a slave with sequential or single-byte access. Multiple master capability is supported. Arbitration of the bus is performed internally and puts the I²C in slave mode automatically if the bus arbitration is lost.





Ordering information

Reference	Description
	xxx : Chip Personalization Number*
AT90SO36-xxx-P	P = Z : QFN20 Package
	R : SOIC8 Package

* For more details about the Chip Personalization Number, please contact your local INSIDE Secure sales office.



4|5



Pinouts & Packages



Figure 4 AT90SO36 pinout - SOIC8 package - SPI Configuration



⁽¹⁾The exposed pad is internally connected to the ground. It must be connected to GND.

Figure 3 AT90SO36 pinout - SOIC8 package - USB Configuration (External resonator required)

Figure 5

AT90SO36 pinout - SOIC8 package - USB Configuration (In-Package 48MHz clock)

WIS@key



AT90SO36 Summary



5|5

The photographs and information contained in this document are not contractual and may be charged without notice. Brand and product names may be registered trademarks or trademarks of their respective holders.

Note: This is a summary document. A complete document will be available under NDA. For more information, please contact your local WiseKey sales office.

